Increasing channel area of 3D stackable vertical gate flash memory by inter-bit line dielectric reduction, Junhyuk Lee, Seulki Oh, Seonjoon Choi and Dongyun Shin, Seung-Beck Lee, Nano Korea 2010, August 19, 2010 KINTEX, Korea

 

8.jpg